Device characteristics and performance estimation of nearly lattice-matched InAlN/AlGaN heterostructure field-effect transistors

Makoto Miyoshi, Tatsuya Tsutsumi, Gosuke Nishino, Yuta Miyachi, Mayuko Okada, Joseph J. Freedsman, Takashi Egawa

Journal of Vacuum Science and Technology B

Volume 34, Issue 5, 2016

doi: 10.1116/1.4961908(http://dx.doi.org/10.1116/1.4961908)
Device characteristics and performance estimation of nearly lattice-matched InAlN/AlGaN heterostructure field-effect transistors

Makoto Miyoshi(a)
Research Center for Nano Devices and Advanced Materials, Nagoya Institute of Technology, Gokiso-cho, Showa-ku, Nagoya 466-8555, Japan and Innovation Center for Multi-Business of Nitride Semiconductors, Nagoya Institute of Technology, Gokiso-cho, Showa-ku, Nagoya 466-8555, Japan

Tatsuya Tsutsumi, Gosuke Nishino, Yuta Miyachi, Mayuko Okada, and Joseph J. Freedsman
Research Center for Nano Devices and Advanced Materials, Nagoya Institute of Technology, Gokiso-cho, Showa-ku, Nagoya 466-8555, Japan

Takashi Egawa
Research Center for Nano Devices and Advanced Materials, Nagoya Institute of Technology, Gokiso-cho, Showa-ku, Nagoya 466-8555, Japan and Innovation Center for Multi-Business of Nitride Semiconductors, Nagoya Institute of Technology, Gokiso-cho, Showa-ku, Nagoya 466-8555, Japan

(Received 14 July 2016; accepted 17 August 2016; published 25 August 2016)

A nearly lattice-matched In_{0.12}Al_{0.88}N/Al_{0.21}Ga_{0.79}N heterostructure field-effect transistor (HFET) was fabricated and its device characteristics were evaluated. The fabricated device showed good pinch-off characteristics with a high breakdown field of 118 V/μm. A simple device calculation based on the experimental results showed the possibility that a low specific on-resistance below those of conventional AlGaN-channel HFETs can be achieved for InAlN/AlGaN HFETs in the case where a specific contact resistivity is less than 1 × 10^{-5} Ω cm^2.

© 2016 American Vacuum Society. [http://dx.doi.org/10.1116/1.4961908]

I. INTRODUCTION

GaN-based two-dimensional electron gas (2DEG) heterostructure field-effect transistors (HFETs) have been highly considered as a candidate device for next-generation high-power and/or high-frequency electronic devices. In addition to conventional AlGaN/GaN heterostructures, ternary AlGaInN-channel heterostructures have recently attracted considerable interest owing to their superior device characteristics. \textsuperscript{3−11} Nanjo et al. reported that AlGaN-channel HFETs showed much higher breakdown fields than those of conventional GaN-channel HFETs. \textsuperscript{3−5} Hatano et al. reported that the temperature dependence under high-temperature DC and RF operation was lowered by using AlGaN channels instead of GaN channels. \textsuperscript{5,9} On the other hand, 2DEG heterostructures employing InAlN layers in place of AlGaN barrier layers have also attracted considerable attention. This is because a high 2DEG density of over 2.5 × 10^{13}/cm^2 can be achieved without the generation of a high lattice strain because of the large spontaneous polarization of InAlN. \textsuperscript{10,11} This feature is considered be appropriate for high-drain-current operations. Recently, we have reported that nearly lattice-matched InAlN/AlGaN heterostructures with high 2DEG densities exceeding 2.5 × 10^{13}/cm^2 were successfully grown on an AlN/sapphire template by metalorganic chemical vapor deposition (MOCVD). \textsuperscript{12} Further, we have also shown the possibility that the low 2DEG mobilities observed in the InAlN/AlGaN heterostructures can be increased by improving the interface roughness. \textsuperscript{13} In addition, despite of a concern about the effect of poor-quality InAlN barriers on breakdown fields, several researchers have reported that InAlN/GaN HFETs exhibit high breakdown voltages comparable with conventional AlGaN/GaN HFETs. \textsuperscript{14−16} From these, we expect that InAlN/AlGaN heterostructures will be a possible candidate for future high-power electronic devices. To consider the application of InAlN/AlGaN heterostructures to high-power electronic devices, it is necessary to evaluate their device characteristics. In this paper, therefore, we present the device fabrication results and basic characterization of InAlN/AlGaN HFETs.

II. EXPERIMENT

An InAlN/AlGaN heterostructure was grown using a horizontal MOCVD system with conventional precursors. An AlN/sapphire template (DOWA Electronics), which consisted of a 1-μm-thick epitaxial AlN film on a 2-in.-diameter c-face sapphire substrate, was used as an underlying substrate. Figure 1 shows a schematic of the cross section of the MOCVD-grown sample. The sample structure consisted of the following layers from the bottom to the top: a 2-μm-thick Al_{0.21}Ga_{0.79}N channel layer, a 1-nm-thick AlN interlayer, and a 10-nm-thick In_{0.12}Al_{0.88}N barrier layer. The 1-nm-thick AlN interfacial layer was employed for the purpose of not only enhancing 2DEG carrier confinement in the channel but also of protecting the AlGaN surface during the growth interval. \textsuperscript{11,12} Here, the InAlN barrier layer was confirmed to be nearly lattice-matched to the AlGaN channel layer by high-resolution x-ray diffraction measurements. \textsuperscript{12} More detailed information about the MOCVD growth is presented in our previous report. \textsuperscript{12} The room-temperature 2DEG density and mobility were measured to be 2.8 × 10^{13}/cm^2 and 168 cm^2/(V s), respectively, using a Hall effect measurement, which correspond to a sheet resistance $R_{sh} = 1330$ Ω/sq. \textsuperscript{12,13}
The HFET device was fabricated using a conventional photolithographic method. The device isolation was accomplished by BCl₃ plasma reactive ion etching using a parallel-plate reactor system. Source and drain ohmic patterns were formed by the evaporation of Ti/Al (15/60 nm), which were subsequently annealed at a temperature of 550°C for 30 s in a nitrogen atmosphere. The gate Schottky contact was formed by the evaporation of Pd/Ti/Au (40/20/60 nm). The device dimensions were as follows: source-to-gate distance \( L_{sd} = 3 \mu m \), gate length \( L_g = 2 \mu m \), gate-to-drain distance \( L_{gd} = 4 \mu m \), and gate width \( W_g = 15 \mu m \). Current–voltage (I–V) characteristics were measured using a semiconductor parameter analyzer. The contact resistance of the fabricated device was estimated by using a transfer length measurement (TLM).

III. RESULTS AND DISCUSSION

Figure 2 shows the typical DC characteristics of the fabricated InAlN/AlGaN HFET. As seen in this figure, the device exhibited good pinch-off characteristics. The maximum drain current density was measured to be approximately 80 mA/mm. Using the TLM patterns, the specific contact resistivity \( \rho_c \) was measured to be higher than at least \( 2 \times 10^{-3} \Omega \text{cm}^2 \), from which it was found that the contact resistance was a very large part of the total device resistance. This implies that a large reduction in the contact resistance is indispensable for achieving a high drain current and low on-resistance in InAlN/AlGaN HFETs.

The three-terminal off-state breakdown voltage \( V_B \) was measured at a gate voltage of \(-10\text{ V}\) and by increasing the drain-to-source voltage. The typical measured results are shown in Fig. 3, from which \( V_B \) was measured to be 470 V at a drain current density of 1 mA/mm. Correspondingly, the critical electric field at the off-state breakdown \( E_c \) was estimated to be 118 V/\( \mu \text{m} \). Figure 4 shows the relationship between \( E_c \) and the Al content in the AlGaN channel layers, in which the results for the AlGaN/AlGaN HFETs reported in Refs. 4 and 17 are also plotted. Here, all of the data are results for HFETs without any field-plate (FP) electrodes. Compared with the reported values, our present data seem to be reasonable. From this, we considered that \( V_B \) of the...
InAlN/AlGaN HFETs varies depending on the electrode distance on the basis of the estimated $E_c$ of 118 V/µm.

On the basis of the above results, we attempted to estimate the limit of the specific on-resistance for InAlN/AlGaN HFETs by the reference to the method given in Ref. 17. The inset in Fig. 5 shows the equivalent circuit and device dimensions defined for this estimate. First, we posited that $V_B$ is given by

$$V_B = L_{gd}E_c. \tag{1}$$

On the other hand, the on-resistance of the HFET is defined as $R_{on} = R_{sh} + 2R_c$, where $R_{sh}$ is the drift resistance and $R_c$ is the contact resistance. According to the TLM model,18,19 $R_c$ is approximately given by the formula $R_c = (L_t/W)R_{sh}$, where $L_t$ is the transfer length, and $W$ is the device width. Moreover, the relationship between $L_t$ and $\rho_c$ is given by the formula $\rho_c = L_t^2R_{sh}$. By regarding $L_t$ as the optimized ohmic contact length, $L_c$, we can obtain

$$L_c \approx L_t = \sqrt{\frac{\rho_c}{R_{sh}}}. \tag{2}$$

Then, $R_{sh}$ was defined as $R_{sh} = (L_{sd} + L_g + L_{gd})/W | R_{sh}$, where $L_{sd} + L_g + L_{gd}$ is the drift length in the on-state of the HFET. Using $L_t$ as the contact electrode length, the total device length is represented as $L_{total} = (L_{sd} + L_g + L_{gd} + 2L_c)$. The product $L_{total}W$ gives the device area, $A$. As a result, we obtain

$$R_{on}A \approx (R_{sh} + 2R_c)L_{total}W = \left(\frac{L_{sd} + L_g + L_{gd}}{W}R_{sh} + 2\frac{L_c}{W}R_{sh}\right) \times \left(\frac{L_{sd} + L_g + L_{gd} + 2L_c}{W}\right)W = (L_{sd} + L_g + L_{gd} + 2L_c)^2R_{sh}. \tag{3}$$

Thus, $V_B$, $R_{on}A$, and $L_c$ can be represented by using $L_{gd}$ or $\rho_c$ as variables. Figure 5 shows the calculated results for $R_{on}$ and $L_c$ for InAlN/AlGaN HFETs as functions of $\rho_c$. In this estimate, we assumed In$_{0.12}$Al$_{0.88}$N/Al$_{0.21}$Ga$_{0.79}$N HFETs with $L_{sd} = 1$ µm, $L_g = 1$ µm, and $L_{gd} = 5.1, 7.7, 10.2$, and 12.8 µm, which correspond to $V_B = 600, 900, 1200$, and 1500 V, respectively. Figure 5 indicates that $R_{on}A$ for InAlN/AlGaN HFETs is markedly reduced by lowering $\rho_c$. In the case where $\rho_c$ is less than $1 \times 10^{-5}$ Ω cm$^2$, $R_{on}A$ was calculated to be 1.0, 1.7, 2.6, and 3.6 mΩ cm$^2$ for the devices with $V_B = 600, 900, 1200$, and 1500 V, respectively, with an optimized contact lengths $L_c = 0.9$ µm. These $R_{on}A$ values compare favorably with the results for GaN-channel HFETs with optimized FP electrodes.17 From this, it is expected that a further improvement will be achievable by adopting an optimized FP electrode or by obtaining a high 2DEG mobility. On the basis of the above, we conclude that improvements in the contact resistance and 2DEG mobility should be the first priority for the development of InAlN/AlGaN heterostructures for high-power electronic devices. Our previous report indicates that 2DEG mobility of approximately 300 cm$^2$/V s can be achieved by realizing atomically smooth heterointerfaces and that there is still room for improvement in the surface roughness of AlGaN channels.13 In order to achieve such a smooth AlGaN surface, MOCVD growth conditions, including the V/III gas ratio, the growth rate, and the other growth parameters, must be reconsidered.20,21 Regarding the contact resistance, it is important to lessen the influence of the high energy barrier related to the InAlN layer existing between the surface and 2DEGs and to enhance the carrier tunneling. In future research, we will consider some methods even reported for AlGaN/GaN or AlGaN/AlGaN heterostructures.5,22,23

IV. SUMMARY AND CONCLUSIONS

A nearly lattice-matched InAlN/AlGaN HFET was fabricated and evaluated. The fabricated device showed good pinch-off characteristics with a drain current density of approximately 80 mA/mm with a breakdown field of 118 V/µm. A simple device calculation based on experimental results indicated that low $R_{on}A$ values can be obtained even without the use of FP electrodes in the case where $\rho_c$ is less than $1 \times 10^{-5}$ Ω cm$^2$. It was indicated that an improvement in the contact resistance is indispensable for the development of InAlN/AlGaN HFETs.

ACKNOWLEDGMENTS

This work was partially supported by the Super Cluster Program of the Japan Science and Technology Agency (JST) and Semiconductor Technology Academic Research Center (STARC).