

## Investigations of SiO<sub>2</sub>/*n*-GaN and Si<sub>3</sub>N<sub>4</sub>/*n*-GaN insulator–semiconductor interfaces with low interface state density

S. Arulkumaran, T. Egawa,<sup>a)</sup> H. Ishikawa, T. Jimbo, and M. Umeno

Research Centre for Micro-Structure Devices, Nagoya Institute of Technology, Gokiso-cho, Showa-ku, Nagoya 466-8555, Japan

(Received 30 March 1998; accepted for publication 10 June 1998)

The electrical properties of electron beam (EB) evaporated silicon dioxide (SiO<sub>2</sub>)/*n*-GaN, plasma enhanced chemical vapor deposited (PECVD) SiO<sub>2</sub>/*n*-GaN, and PECVD silicon nitride (Si<sub>3</sub>N<sub>4</sub>)/*n*-GaN interfaces were investigated using high frequency capacitance–voltage measurements. Compositions of the deposited insulating layers (SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>) were analyzed using x-ray photoelectron spectroscopy. Metal-insulator-semiconductor structures were fabricated on the metalorganic chemical vapor deposition grown *n*-type GaN layers using EB, PECVD grown SiO<sub>2</sub> and PECVD grown Si<sub>3</sub>N<sub>4</sub> layers. Minimum interface state density ( $2.5 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$ ) has been observed in the PECVD grown SiO<sub>2</sub>/*n*-GaN interface when it was compared with EB evaporated SiO<sub>2</sub>/*n*-GaN interface ( $5.3 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$ ) and PECVD Si<sub>3</sub>N<sub>4</sub>/*n*-GaN interface ( $6.5 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$ ). The interface state density ( $N_f$ ) depends on the composition of deposited insulating layers. © 1998 American Institute of Physics. [S0003-6951(98)04032-7]

Gallium nitride (GaN) has attracted considerable interest in electronic devices for applications in high temperature environment<sup>1</sup> with high power conditions<sup>2</sup> and in optoelectronic devices<sup>3</sup> for blue light emitting diodes (LED)<sup>4</sup> and UV Schottky barrier diodes because of its direct wide band gap and chemical stability. For the fabrication of high temperature electronic devices, it is necessary to realize metal-semiconductor (MS) and metal-insulator-semiconductor (MIS) contacts in a fundamental point of view. For many applications an MIS technology is desirable since it could provide very high dc input impedance, large gate voltage swings, normally off operation with high source-drain blocking voltages and higher temperature operation as a result of reduced gate leakage. Recently, Pd/GaN Schottky barrier diode has been fabricated and realized by Ishikawa *et al.*<sup>5</sup> using metal organic chemical vapor deposition (MOCVD) grown *n*-type GaN epilayers. Insulating layer SiO<sub>2</sub> were used for the fabrication of *n*-GaN MIS structure using plasma enhanced chemical vapor deposition (PECVD) system.<sup>6,7</sup> Casey *et al.*<sup>6</sup> have not observed measurable hysteresis in PECVD grown SiO<sub>2</sub>/*n*-GaN MIS structure. The minimum interface state density ( $N_f$ ) value  $8.9 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$  has been observed by Casey *et al.*<sup>6</sup> Sawada *et al.*<sup>7</sup> have observed minimum  $N_f$  value  $3 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$ . There is no report available for PECVD Si<sub>3</sub>N<sub>4</sub>/*n*-GaN and EB SiO<sub>2</sub>/*n*-GaN MIS structures. In this letter, we have investigated the fabrication of MIS structure on MOCVD grown *n*-GaN layer using PECVD grown SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and EB deposited SiO<sub>2</sub>.


A GaN epilayer was grown on sapphire (0001) substrate using the horizontal atmospheric pressure MOCVD method. Trimethylgallium (TMG) and NH<sub>3</sub> were used as source materials, and SiH<sub>4</sub> diluted in H<sub>2</sub> (10 ppm) was used as the *n*-type dopant. The sapphire substrate was heated at 1100 °C for 10 min in a stream of hydrogen. A 30-nm-thick GaN layer was deposited as the buffer at 530 °C. Then, the sub-

strate was heated up to 1050 °C and a 2.4- $\mu\text{m}$ -thick Si-doped GaN layer was grown on the GaN buffer layer with the free carrier concentration  $1.1 \times 10^{17} \text{ cm}^{-3}$ .

The SiO<sub>2</sub> layer was grown using both EB evaporation at 150 °C and PECVD at 350 °C on silicon doped *n*-GaN epilayers, respectively. Evaporation rate 0.2 nm/s was maintained for all electron beam evaporation. The Si<sub>3</sub>N<sub>4</sub> layer was also grown on *n*-GaN using PECVD at 300 °C. The sample was cleaned with organic solvents before insulating layer deposition. For all insulating layers, thickness was 100 nm. For the analysis of oxide and nitride composition, x-ray photoelectron spectroscopy (XPS) measurements were carried out on SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub>/*n*-GaN structures. XPS measurements were carried out using Alk <sub>$\alpha$</sub>  x-ray (1486.6 eV) source with 600  $\mu\text{m}$  spot-size.

MIS structures were fabricated on the SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>/*n*-GaN structure with guard-ring configurations. Metallization was performed by vacuum evaporation equipment with a cryopump as the main pump. After cleaning by organic solvents with ultrasonic agitation and lithographic masking, the deposited insulating layers (SiO<sub>2</sub>/Si<sub>3</sub>N<sub>4</sub>) were removed using hydrofluoric acid for ohmic contact formation. Then titanium (50 nm) and aluminum (100 nm) were evaporated on *n*-GaN layer using the conventional lift-off technique. The sample was annealed at 900 °C for 40 s in nitrogen ambient in order to obtain good ohmic characteristics. Then, titanium (50 nm) and gold (100 nm) was evaporated on the insulating layer using the conventional lift-off technique. This metal layer will be acting as a gate electrode of MIS structure. Prior to the evaporation process, the sample was dipped in H<sub>3</sub>PO<sub>4</sub>+H<sub>2</sub>SO<sub>4</sub> etchant for 1 min and there were no damages observed on the mask using this treatment. MIS structure gate area was  $1.71 \times 10^{-4} \text{ cm}^{-2}$ . The schematic diagram of fabricated MIS structure is shown in Fig. 1. The fabricated MIS structures were characterized using high frequency (1 MHz) capacitance–voltage (*C*–*V*) measurements. All *C*–*V* measurements were carried using

<sup>a)</sup>Electronic mail: egawa@mothra.elcom.nitech.ac.jp

FIG. 1. Schematic diagram of fabricated *n*-GaN MIS structure.

HP4845A LCR bridge.  $C-V$  data was recorded at 100 mV/s bias sweep rate.

Composition of the insulating layers ( $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$ ) were analyzed using XPS measurements. XPS spectra of silicon  $2p$ , oxygen  $1s$  core level for both PECVD  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  and EB  $\text{SiO}_2$  insulating layers are shown in Figs. 2(a) and 2(b). Reference values of the binding energy for Si  $2p$  and O  $1s$  core levels are 103.8 and 532.4 eV, respectively, for exact composition of  $\text{SiO}_2$ .<sup>8</sup> In our case, PECVD  $\text{SiO}_2$  insulating layer Si  $2p$  core level binding energy is slightly varied from reported binding energy. There were two peaks observed with the binding energy 102.33 and 100.33 eV. The observed binding energy composition of the insulating layer is  $\text{Si}_2\text{O}_3$  and  $\text{Si}_2\text{O}$ , respectively.<sup>8</sup> For the case of EB- $\text{SiO}_2$ , Si  $2p$  core level has only one peak with binding energy 100.14 eV ( $\text{Si}_2\text{O}$ ). This means silicon-rich oxide layer has been formed from EB evaporation. From the Fig. 2(b), it is clear that the O  $1s$  core level binding energy for PECVD  $\text{SiO}_2$  has two peaks at 529.04 and 531.43 eV but EB  $\text{SiO}_2$  layer has only one peak at 529.58 eV. It is clear that the EB  $\text{SiO}_2$  layer composition is silicon-rich. XPS spectra of Si  $2p$  and N  $1s$  core level for PECVD deposited  $\text{Si}_3\text{N}_4$  insulating layer is shown in Figs. 2(a) and 2(c). Reference values of the binding energy for Si  $2p$  and N  $1s$  is 101.5 and 397.4 eV, respectively, for  $\text{Si}_3\text{N}_4$ .<sup>9</sup> In our case, Si  $2p$  core level has one peak with binding energy 98.56 eV. N  $1s$  core level has two peaks with the binding energies 396.07 and 393.82 eV. From this spectrum, it is clear that the insulating layer is slightly silicon rich. XPS results shows that PECVD grown  $\text{SiO}_2$  insulating layer composition is in agreement with reported  $\text{SiO}_2$  composition when compared with EB evaporated  $\text{SiO}_2$  composition.

Typical  $C/C_i$  versus  $V$  plot for EB and PECVD deposited  $\text{SiO}_2/n$ -GaN and  $\text{Si}_3\text{N}_4/n$ -GaN MIS structures are shown in Fig. 3. From Fig. 3, it is clear that the fabricated MIS structures are having good hysteresis behavior with the voltage range  $-20$  to  $+20$  V. All the devices typically shows a charge injection-type hysteresis.<sup>10</sup> But Casey *et al.*<sup>6</sup> have not been observed measurable hysteresis. The measured breakdown voltage, hysteresis window width, interface state density ( $N_f$ ), flat-band voltage shift ( $\Delta V$ ) and  $C_{\text{FB}}/C_i$  values are shown in Table I.  $\Delta V$  was determined from the forward  $C/C_i$  versus  $V$  plot. Width of the hysteresis is small for PECVD grown  $\text{SiO}_2$  compared with the other two insulating layer interfaces (Table I). This means, composition of the PECVD  $\text{SiO}_2$  is good. Moreover the breakdown voltage of insulating layer is also high for PECVD grown  $\text{SiO}_2$  ( $2.5 \times 10^6$  V  $\text{cm}^{-1}$ ) compared with EB deposited  $\text{SiO}_2$  ( $1.8 \times 10^6$  V  $\text{cm}^{-1}$ ) which is in agreement with the reported values.<sup>11</sup>




FIG. 2. XPS spectrum for GaN MIS structures. (a) Silicon  $2p$  core level for PECVD  $\text{SiO}_2$ , EB  $\text{SiO}_2$  and PECVD  $\text{Si}_3\text{N}_4/n$ -GaN structures, (b) oxygen  $1s$  core level for PECVD  $\text{SiO}_2$  and EB  $\text{SiO}_2/n$ -GaN structures, and (c) nitrogen  $1s$  core level for PECVD  $\text{Si}_3\text{N}_4/n$ -GaN structures.

Interface state density ( $N_f$ ) was calculated using Terman method<sup>12</sup> for all MIS structures. The following expression was used for the calculation of flat-band capacitance ( $C_{\text{FB}}$ )

$$C_{\text{FB}} = (\epsilon_{\text{GaN}}/L_D)A,$$




FIG. 3.  $C/C_i$  vs  $V$  plot for PECVD  $\text{SiO}_2/n\text{-GaN}$ , EB  $\text{SiO}_2/n\text{-GaN}$ , and PECVD  $\text{Si}_3\text{N}_4/n\text{-GaN}$  MIS structures. Vertical lines are representing the measured  $\Delta V$  (see Table I). Horizontal lines are representing the values of  $C_{\text{FB}}/C_i$ .

where  $L_D$  is the Debye length  $\sqrt{\epsilon_{\text{GaN}} k_B T / q^2 N_d^+}$ ,  $A$  is the MIS capacitor cross-sectional area,  $\epsilon_{\text{GaN}}$  is the relative dielectric constant of GaN (9.1),  $k_B$  is the Boltzman's constant,  $T$  is the absolute temperature (300 K),  $q$  is the electronic charge, and  $N_d^+$  is the GaN doping concentration ( $1.1 \times 10^{17} \text{ cm}^{-3}$ ). Insulator capacitance  $C_i$  is calculated from  $C_i = \epsilon_o \epsilon_i / d$  where  $\epsilon_o$  and  $\epsilon_i$  is the dielectric constant of free space and dielectric constant of insulating layer, respectively, and  $d$  is the thickness of the deposited insulating layer.

The calculated  $C_{\text{FB}}/C_i$  values are shown in Table I. From the calculated  $C_{\text{FB}}/C_i$  value, one can determine the flat band voltage shift ( $\Delta V$ ) from the  $C/C_i$  versus  $V$  plot (Fig. 3). Once the value  $\Delta V$  is known, the interface state density ( $N_f$ ) will be calculated using

$$N_f = \left( \frac{\Delta V - \phi_{\text{MS}}}{q} \right) C_i,$$

where

$$\phi_{\text{MS}} = \phi_{\text{M}} - \left( \chi + \frac{E_g}{2} + \phi_{\text{F}} \right).$$

$\phi_{\text{M}}$  is the metal work-function (4.55 eV),  $E_g$  is the energy band gap (3.4 eV),  $\phi_{\text{F}}$  is the fermi potential, and  $\chi$  is the electron affinity of GaN (4.1 eV). The calculated interface state density ( $N_f$ ) values from  $C/C_i$  versus  $V$  plot (Fig. 3) are shown in Table I. Minimum interface state density value ( $2.5 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$ ) has been observed for PECVD grown  $\text{SiO}_2/n\text{-GaN}$  MIS structure when compared with EB- $\text{SiO}_2/n\text{-GaN}$  and PECVD- $\text{Si}_3\text{N}_4/n\text{-GaN}$  MIS structures. The observed interface state density is less than the reported

TABLE I.  $N_f$ ,  $C_{\text{FB}}/C_i$ , flat band voltage shift ( $\Delta V$ ), breakdown voltage and hysteresis window width values for  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$ .

Parameters	PECVD- $\text{SiO}_2$	PECVD- $\text{Si}_3\text{N}_4$	EB- $\text{SiO}_2$
$N_f$ ( $\times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ )	2.5	6.5	5.3
$C_{\text{FB}}/C_i$	0.956	50.91	0.956
$\Delta V$ (V)	1.55	3.07	2.85
Breakdown voltage (V/cm)	$2.5 \times 10^6$	$1.5 \times 10^6$	$1.8 \times 10^6$
Hysteresis window width (V)	0.14	0.89	3.69

values.<sup>6,7</sup> This has been correlated with the composition of insulating layer which is confirmed by XPS measurements.

In summary,  $\text{SiO}_2/n\text{-GaN}$  and  $\text{Si}_3\text{N}_4/n\text{-GaN}$  MIS structures were fabricated using EB and PECVD method. Breakdown voltage is high for PECVD  $\text{SiO}_2$  layers when compared with EB deposited  $\text{SiO}_2$  layers. Moreover, the interface state density is also small for PECVD grown  $\text{SiO}_2/n\text{-GaN}$  interface. Low interface state density have observed and reported first time in the literature for PECVD  $\text{SiO}_2/n\text{-GaN}$  interfaces. The reduction of interface state density is due to the insulating layer ( $\text{SiO}_2$ ) composition. Very good correlation has been observed between interface state density and the composition of the insulating layer using high frequency  $C-V$  and XPS measurements, respectively. MIS structures of EB  $\text{SiO}_2/n\text{-GaN}$  and PECVD  $\text{Si}_3\text{N}_4/n\text{-GaN}$  interfaces were investigated and reported first time in the literature. Considerable low interface state density has been observed on  $\text{Si}_3\text{N}_4/n\text{-GaN}$  interfaces.

The authors would like to acknowledge H. Takaki for XPS measurements. This work was partially supported by a Grant-in-Aid Scientific Research (c) (Grant No. 09650049) from The Ministry of Education, Science, Sports, and Culture.

- S. C. Binari, H. B. Deitrich, W. Kruppa, G. Kelner, N. S. Saks, A. Edwards, J. M. Redwing, A. E. Wickender, and D. D. Koleske, Proceedings of the Second International Conference on Nitride Semiconductors, Tokushima, 1997, p. 480.
- Q. Chen, J. W. Yang, R. Gaska, M. Asif Khan, and M. S. Schur, IEEE Electron Device Lett. **19**, 44 (1998).
- N. Mohammad, Arnel A. Salvador, and H. Morkoc, Proc. IEEE **83**, 1306 (1995).
- T. Egawa, T. Jimbo, and M. Umeno, J. Appl. Phys. **82**, 5816 (1997).
- H. Ishikawa, K. Nakamura, T. Egawa, T. Jimbo, and M. Umeno, Jpn. J. Appl. Phys., Part 2 **37**, L7 (1998).
- H. C. Casey, Jr., G. G. Fountain, R. G. Alley, B. P. Keller, and Steven P. DenBaars, Appl. Phys. Lett. **68**, 1850 (1996).
- M. Sawada, T. Sawada, Y. Yamagata, K. Imai, H. Kumura, M. Yoshino, K. Iizuka, and H. Tomozawa, Proceedings of the Second International Conference on Nitride Semiconductors, Tokushima, 1997, p. 482.
- R. Alfonsetti, L. Lozzi, M. Possacantando, P. Poczzi, and S. Santucci, Appl. Surf. Sci. **70/71**, 222 (1993).
- Y. Yokoyama, K. Horiuchi, T. Maeshima, and T. Ohta, Jpn. J. Appl. Phys., Part 1 **33**, 3488 (1994).
- R. G. Roberts, K. P. Pande, and W. A. Barlow, Solid-State Electron. **2**, 169 (1978).
- J. Woodward, D. C. Cameron, L. D. Irving, and G. R. Jones, Thin Solid Films **85**, 61 (1981).
- L. M. Terman, Solid-State Electron. **5**, 285 (1962).