

Growth of stress-released GaAs on GaAs/Si structure by metalorganic chemical vapor deposition

T. Soga^{a)} and T. Jimbo

Department of Environmental Technology and Urban Planning, Nagoya Institute of Technology, Gokiso-cho, Showa-ku, Nagoya 466-8555, Japan

J. Arokiaraj and M. Umeno

Research Center For Micro-Structure Devices, Nagoya Institute of Technology, Gokiso-cho, Showa-ku, Nagoya 466-8555, Japan

(Received 24 April 2000; accepted for publication 24 October 2000)

A stress-released GaAs layer was grown on GaAs bonded to Si substrate with the combination of epitaxial lift-off technique and regrowth by metalorganic chemical vapor deposition. The GaAs thin film was bonded to Si substrate using SeS_2 and another GaAs layer was regrown. The photoluminescence peak wavelength and the slope of the time resolved photoluminescence decay of GaAs/Si are almost the same as those of GaAs grown on GaAs substrate. © 2000 American Institute of Physics. [S0003-6951(00)01052-4]

The main problems for GaAs-on-Si technology are large lattice mismatch and the thermal expansion mismatch which produce the threading dislocation and the stress in the epitaxial layer. Especially the growth of stress-free GaAs on Si substrate is essential to reduce the dislocation density lower than 10^6 cm^{-2} because the origin of the dislocation is the stress due to the difference of the thermal expansion coefficients between GaAs and Si.¹ Until now, much effort has been paid to grow low dislocation density GaAs on Si substrate by using thermal cycle annealing,² strained layer superlattice,³ etc. However, the problem of thermal mismatch has not been solved yet. Although the stress-reduced GaAs on Si substrate has been reported by selective epitaxy,⁴ under cut GaAs-on-Si,⁵ etc., there remain problems for the device applications because of the area as small as the order of $10\text{--}100 \mu\text{m}^2$.

Recently, we have obtained a high quality stress-free GaAs layer on Si substrate by transferring the GaAs thin film to the Si substrate using the wafer bonding technology. In this technique SeS_2 was used between GaAs and Si to form a strong bonding.⁶ This letter proposes the regrowth of stress-released high quality GaAs layer on earlier mentioned GaAs/Si structure.

Epitaxial growth was performed by using conventional metalorganic chemical vapor deposition. The source gases for Ga, Al, and As are trimethylgallium, trimethylaluminum, and arsine, respectively. The growth temperature is 750°C and V/III ratio is 40. The substrate is (100) oriented Si with the size of $5 \text{ mm} \times 5 \text{ mm}$. First, $3\text{-}\mu\text{m}$ -thick GaAs layer is grown on GaAs substrate with 10-nm-thick AlAs intermediate layer. Si substrate is treated in SeS_2 solution dissolved in CS_2 . Two samples are sandwiched in the furnace at 350°C under N_2 ambient for 10 min. At this stage the strong bonding can be achieved between GaAs and Si as reported previously.⁶ The sample is immersed in $\text{HF:H}_2\text{O}$ (1:2) for about 1 day at room temperature to undergo the epitaxial lift-off (ELO) process by the selective etching of AlAs to

obtain a GaAs thin film on Si substrate. As reported in Ref. 6, the photoluminescence (PL) intensity and the PL peak wavelength of GaAs thin films on Si substrate are almost the same as those grown on GaAs substrate at this stage. Finally, another $3\text{-}\mu\text{m}$ -thick GaAs layer was regrown on this sample. The cross-sectional structure is schematically shown in Fig. 1. GaAs substrate was also used for the comparison. The samples were characterized by Nomarski optical microscope, PL at 77 K, time resolved PL at room temperature, and double crystal x-ray rocking curve using (400) diffraction. The Nomarski surface micrographs of GaAs on Si shows that the surface is very smooth without any waviness.

Figure 2 shows the 77 K PL spectra of GaAs/Si and GaAs/GaAs. Usually the PL peak wavelength of GaAs grown epitaxially on Si substrate is shifted toward longer wavelength side due to the tensile stress caused by the difference of the thermal expansion coefficients between GaAs and Si. It is explained that the GaAs grown on Si substrate at growth temperature is almost stress-free and the stress is increased during the cooling down process after the crystal growth.⁷ But, the PL peak wavelength of the present GaAs/Si is almost the same as that grown on GaAs substrate. Although the PL peak wavelength of GaAs/Si grown by heteroepitaxy under the similar conditions is about 15 nm shifted towards the longer wavelength side,⁸ the peak shift of the present GaAs/Si is as small as 1.5 nm. It means that the




FIG. 1. Structure of GaAs on Si substrate using ELO and regrowth.

^{a)}Electronic mail: soga@elcom.nitech.ac.jp




FIG. 2. 77 K PL spectra of GaAs grown on Si substrate by ELO and regrowth and GaAs grown on GaAs substrate.

stress of GaAs on Si substrate is almost relaxed by this method since the stress does not depend on the thickness in this range.⁹ The PL intensity is a little degraded (about a half) compared with GaAs on GaAs substrate, but it is superior to heteroepitaxial GaAs-on-Si by the two step growth method. The broad full width at half maximum (FWHM) would be due to the incorporation of impurity from Si substrate or SeS₂. The secondary ion mass spectroscopy analysis is necessary to check the level of impurity incorporation for Se or Si during the regrowth process.

In order to evaluate the characteristics of minority carrier properties, the minority carrier lifetime was measured by time-resolved PL. Figure 3 shows the time-resolved PL decay of GaAs/Si and GaAs/GaAs. Because the sample is not a double heterostructure, the slope corresponding to the “effective minority carrier lifetime” is a little shorter than the real “bulk lifetime,” which is affected by the surface recombination velocity.¹⁰ The effective minority carrier lifetime of GaAs/Si is almost the same as that of GaAs on GaAs substrate. The slopes are 1.89 and 2.02 ns, respectively, and about one order longer than that epitaxially-grown GaAs on Si substrate by the similar conditions.¹⁰ This shows that the dislocation density of GaAs on Si by ELO and regrowth is almost the same as that grown on GaAs substrate.

Figure 4 shows the double crystal x-ray diffraction pat-




FIG. 3. Time resolved PL decay curves of GaAs grown on Si substrate by ELO and regrowth and GaAs grown on GaAs substrate.




FIG. 4. Double crystal x-ray diffraction patterns of GaAs/SeS₂/Si before regrowth (upper) and GaAs grown on GaAs/SeS₂/Si (lower).

terns of GaAs/SeS₂/Si structure before growth (upper) and regrown GaAs on GaAs/SeS₂/Si structure (lower). The FWHM is a little increased from 28 to 54 arc sec by the regrowth. But the crystal quality is still high compared with the heteroepitaxially grown GaAs on Si since the FWHM of heteroepitaxially grown GaAs on Si substrate is larger than 100 arc sec.¹¹ Since the broadening of FWHM is mainly due to the dislocations generated at GaAs/Si interface, the dislocation density of our film is very much improved compared with the heteroepitaxial GaAs-on-Si.

It is reported that the strain is not generated during the ELO process when the GaAs and Si are bonded using SeS₂ since the bonding is performed at low temperature.⁶ This results in the superior optical and electrical properties compared with the heteroepitaxial GaAs-on-Si. It is also suggested that the strain is hardly generated even after the regrowth because the PL wavelength of GaAs/Si is almost the same as GaAs/GaAs. The stress relaxation would be considered to be due to strong bonding between GaAs and Si even at high temperature. It has been reported that the GaAs layer is bonded to Si substrate rigidly without generating stress or dislocation after ELO process.⁶ X-ray photoelectron spectroscopy measurement reveals that the Ga–Se and Si–S bonds forming Ga₂Se₃ and SiS₂ phases are responsible for the strong bonding. Since the stress of GaAs thin film transferred to Si substrate is completely relaxed at room temperature and the GaAs layer is rigidly connected to Si, the compressive stress exists to the GaAs layer when the temperature of the wafer is raised to the temperature of regrowth (750 °C). The crystal regrowth takes place with the compressive stress to the GaAs layer. When the temperature of the sample is lowered to the room temperature after the regrowth, the stress applied to GaAs layer is relaxed at room temperature. The stress reduction would have produced such a high quality GaAs layer on Si substrate with a long minority carrier lifetime.

In summary, the stress-released GaAs layer was grown on Si substrate with the combination of ELO using SeS₂ and regrowth. The stress for the GaAs on Si substrate is very much reduced compared with the heteroepitaxial GaAs-on-Si. The effective minority carrier lifetime of GaAs-on-Si is almost the same as that for GaAs-on-GaAs. The high crystal quality is due to the strong bonding via Ga₂Se₃ and SiS₂ layers formed at the interface, which is stable at the growth temperature. The combination of ELO and regrowth is the way to obtain a device quality GaAs layer on a Si substrate.

The authors would like to thank H. Taguchi and H. Okui for the experiments.

- ¹M. Tachikawa and H. Mori, *Appl. Phys. Lett.* **56**, 2225 (1990).
- ²M. Yamaguchi, M. Tachikawa, Y. Itoh, M. Sugo, and S. Kondou, *J. Appl. Phys.* **68**, 4518 (1990).
- ³T. Soga, S. Hattori, S. Sakai, M. Takeyasu, and M. Umeno, *Electron. Lett.* **20**, 916 (1984).
- ⁴M. Yamaguchi, M. Tachikawa, M. Sugo, S. Kondo, and Y. Itoh, *Appl. Phys. Lett.* **56**, 27 (1990).
- ⁵N. Wada, S. Yoshimi, S. Sakai, C. L. Shao, and M. Fukui, *Jpn. J. Appl. Phys., Part 2* **31**, L78 (1992).
- ⁶J. Arokiaraj, T. Soga, T. Jimbo, and M. Umeno, *Appl. Phys. Lett.* **75**, 3826 (1999).
- ⁷T. Yodo, M. Tamura, and T. Saitoh, *J. Cryst. Growth* **141**, 331 (1994).
- ⁸S. Nozaki, N. Noto, T. Egawa, A. T. Wu, T. Soga, T. Jimbo, and M. Umeno, *Jpn. J. Appl. Phys., Part 1* **29**, 138 (1990).
- ⁹T. Soga, T. Imori, M. Umeno, and S. Hattori, *Jpn. J. Appl. Phys., Part 2* **26**, L536 (1987).
- ¹⁰T. Soga, T. Jimbo, and M. Umeno, *Jpn. J. Appl. Phys., Part 1* **33**, 1494 (1994).
- ¹¹T. Soga, S. Nozaki, N. Noto, H. Nishikawa, T. Jimbo, and M. Umeno, *Jpn. J. Appl. Phys., Part 1* **28**, 2441 (1989).