Interface properties of thermally oxidized *n*-GaN metal–oxide–semiconductor capacitors

Yoshitaka Nakano^{a)}

Toyota Central Research and Development Laboratories, Incorporated, Nagakute, Aichi 480-1192, Japan

Takashi Jimbo

Nagoya Institute of Technology, Gokiso, Showa, Nagoya 466-8555, Japan

(Received 7 October 2002; accepted 16 November 2002)

We report on the interface properties of thermally oxidized *n*-GaN metal–oxide–semiconductor capacitors fabricated on sapphire substrates. 100-nm-thick β -Ga₂O₃ was grown by dry oxidation at 880 °C for 5 h. From secondary ion mass spectrometry measurements, an intermediate Ga oxynitride layer with graded compositions is clearly observed at the β -Ga₂O₃/GaN interface. Capacitance–voltage measurements show a deep depletion feature and a low interface state density of ~5.5×10¹⁰ eV⁻¹ cm⁻². Additionally, no discrete interface traps can be detected by deep-level transient spectroscopic measurements. These results indicate that the surface Fermi level is unpinned at the β -Ga₂O₃/GaN interface, which may be associated with the presence of the interfacial Ga oxynitride layer. © 2003 American Institute of Physics. [DOI: 10.1063/1.1536029]

GaN-based metal-oxide-semiconductor (MOS) devices are promising candidates for high-power and hightemperature electronic device applications.¹⁻⁴ In particular, the GaN MOS structure equipped with a surface inversion mode as a minority carrier channel is important for highpower switching devices since it would provide for lower leakage currents and reduce power consumption, enabling normally off operation with high blocking voltage even at high temperatures. However, the potential of these devices has been hard to garner because of inferior insulators and insulator/GaN interfaces. The first GaN MOS structure using a gate insulator comprised of deposited Ga_2O_3 (Gd₂O₃) was reported by Ren et al.³ Since then, a number of approaches have been employed to develop an insulator/GaN system using either a GaN native oxide (β -Ga₂O₃) or a deposited insulator using Ga₂O₃ (Gd₂O₃), AlN, SiO₂, Si₃N₄, $Pb(Zr,Ti)O_3$, p-phenylenebenzobisthiazole, MgO, and Sc_2O_3 .⁵⁻¹⁷ In these studies, the bottleneck in developing GaN-based MOS field-effect transistors (FETs) using an insulator may be the large interface trap density on the order of $10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ which leads to the Fermi-level pinning at the GaN surface. Among them, a thermal dry-oxidation technique used for β -Ga₂O₃ formation has only limited success on GaN and has been proven to reduce the interface trap by more than one order of magnitude compared to the other deposition methods in addition to its simple and easy way.⁶ β -Ga₂O₃ is generally known to have a wide band gap of 4.7 eV at room temperature.¹⁸ Depending on growth conditions, β -Ga₂O₃ can be an insulator or a semiconductor; growing under oxidizing conditions results in insulating β -Ga₂O₃, while that grown under reducing conditions is conductive. Thus, the β -Ga₂O₃ layer grown by thermal dry oxidation might be expected to exhibit intrinsic properties with applications in dielectrics especially important for the MOS characteristics. However, indepth data on the electrical properties of the thermally oxidized GaN MOS structures have not yet been reported. The issue as to whether or not the GaN MOS

structure easily has a surface inversion mode should depend significantly on interface properties of the MOS structures. Therefore, in this study, the interface properties of the thermally oxidized *n*-GaN MOS structures have been investigated electrically, and the results are compared to those of sputtered SiO₂/*n*-GaN MOS structures.

The epitaxial GaN films used in the experiments were grown by atmospheric pressure metalorganic chemical-vapor deposition on *a*-plane sapphire substrates. First, a 20 nm AlN buffer layer was deposited at 400 °C, and then Si-doped 3-µm-thick GaN layer was grown at 1050 °C as an active layer. The GaN active layer had free electron concentrations of $\sim 7.6 \times 10^{17}$ cm⁻³ and mobilities of ~ 440 cm²/V s as determined by room-temperature Hall-effect measurements. The Si concentration was also confirmed to be ~ 6.8 $\times 10^{17}$ cm⁻³ by secondary ion mass spectrometry (SIMS) measurements. After growth, lateral dot-and-ring β -Ga₂O₃/GaN MOS capacitors were fabricated by a thermal oxidation technique as follows. First, a 500-nm-thick Si layer was deposited on the top surface of the GaN sample as a mask material for thermal oxidation by rf sputtering at nominal room temperature. The GaN-samples were then thermally oxidized at 880 °C for 5 h in a dry oxygen ambient. The formation of monoclinic β -Ga₂O₃ was confirmed by x-ray diffraction (XRD). After removing the Si mask by a $HF-HNO_3$ solution ($HF:HNO_3=20:3$) for ohmic contact directly on the GaN active layer, Al metal was evaporated through a shadow mask to provide gate and ohmic electrodes. The dot gate electrode was 500 μ m in diameter, and was surrounded by the ring ohmic electrode with a 50 μ m gap. After metallization, the MOS samples were annealed at 450 °C for 30 min in an nitrogen ambient. As a reference, sputtered SiO₂/n-GaN MOS diode samples were also prepared with the SiO₂ thickness of ~ 100 nm by using conventional methodology.¹⁶

The MOS capacitors that we fabricated were characterized by using high-frequency capacitance–voltage (C-V)and capacitance transient (C-t) techniques to evaluate the time dependence of charging and discharging at the MOS

218

Downloaded 02 Sep 2010 to 133.68.192.98. Redistribution subject to AIP license or copyright; see http://apl.aip.org/about/rights_and_permissions

^{a)}Electronic mail: y-nakano@mosk.tytlabs.co.jp

^{© 2003} American Institute of Physics



FIG. 1. SIMS profiles of Ga, N, and O atoms in the thermally oxidized β -Ga₂O₃/GaN MOS structure.

interface. The measurements were performed in the dark at a frequency of 1 MHz with an ac modulation of 30 mV. On the C-V measurements, bias voltage is applied and the capacitance is measured after a delay time t_d . The bias voltage and t_d are independently varied. On the C-t measurements, the time dependence of the capacitance under the reverse voltage of 25 V is measured after applying a 1-ms-pulsed voltage of +10 V to approach an accumulation region temporarily.

Figure 1 shows SIMS profiles of Ga, N, and O atoms in a thermally oxidized β -Ga₂O₃/GaN sample. A pure Ga oxide containing no N atoms can be clearly seen in the surface region of ~100 nm where the GaN has been completely oxidized. This layer is probably identical with the monoclinic β -Ga₂O₃ layer as confirmed by XRD.⁶ In addition, an ambiguous broad β -Ga₂O₃/GaN interface is also observed, that is, an intermediate Ga oxynitride layer with graded compositions is seen in the depth region of 100–400 nm from the surface. This Ga oxynitride layer is found to be formed inevitably under any thermal oxidation conditions. Thus, the thermal oxidation of GaN may be dependent on the combined effect of the interfacial reaction and the diffusion mechanism.

Figure 2(a) shows typical room-temperature C-Vcurves for a thermally oxidized β -Ga₂O₃/GaN MOS sample at t_d of 1, 5, and 30 s, respectively. An ideal C-V curve with an inversion mode is also shown. Bias voltage was swept from +20 (accumulation) to -30 V (depletion). By using a dielectric constant of $\varepsilon_r = 10.2$, an effective thickness of the insulator layer was estimated to be about 220 nm from the capacitance in the accumulation region, whose value is considerably thicker than that of the β -Ga₂O₃ layer. The t_d dependence of the measured C-V curves is hardly ever seen; a small t_d dependence of the capacitance is only observed in the weak depletion region. Additionally, a deep depletion feature can be clearly observed in the depletion region regardless of t_d . In the ideal C-V curve, the flatband capacitance $(C_{\rm FB}/C_{\rm ox})$ is calculated to be 0.978. The flatband voltage $(V_{\rm FB})$ which is the corresponding voltage of the $C_{\rm FB}/C_{\rm ox}$, gives a value of ~6.1 V from the measured C-Vcurve at t_d of 30 s. Thus, the flatband voltage shift ($\Delta V_{\rm FB}$) gives a fixed oxide charge density (N_f) of ~6.7 $\times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$. Figure 2(b) shows typical roomtemperature C-V hysteresis curves for thermally oxidized β -Ga₂O₃/GaN MOS and the sputtered SiO₂/GaN MOS samples at t_d of 30 s, respectively. Bias voltage was scanned



FIG. 2. (a) High-frequency C-V curves at room temperature for the thermally oxidized β -Ga₂O₃/GaN MOS structure as the bias voltage is swept from +20 to -30 V at t_d of 1, 5, and 30 s, together with an ideal C-Vcurve. (b) High-frequency C-V hysteresis curve at room temperature for the thermally oxidized β -Ga₂O₃/GaN MOS and the sputtered SiO₂/*n*-GaN MOS structures as the bias voltage is swept from +20 to -30 V and then back to +20 V at t_d of 30 s.

back and forth between +20 and -30 V. A large hysteresis is observed for the sputtered MOS sample, while a very small hysteresis window is seen for the thermally oxidized MOS one. This hysteresis reflects charge exchange between the deep interface states and the bulk GaN. Here, V_a is the $V_{\rm FB}$ when the bias voltage goes from accumulation to deep depletion, and V_b is that when the voltage sweeps from deep depletion to accumulation. In the both samples, to a greater or less extent, the V_a and V_b shifted toward negative and positive voltages, respectively, with an increase of t_d . This implies the presence of residual negative charges at the MOS interface. These interface states can be attributed to acceptorlike interface electron traps. $|V_a - V_b|$ is the total hysteresis window at the flatband. The hysteresis windows for the thermally oxidized MOS and the sputtered MOS samples at t_d of 30 s are ~ 0.5 and ~ 9.1 V, which correspond to a total interface state density of at least $\sim 5.5 \times 10^{10}$ and ~ 2.2 $\times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$, respectively. The thermally oxidized MOS sample is found to show an incredibly lower interface state density than the sputtered MOS one. Thus, the deep depletion feature observed in the C-V characteristics is due to this low density of interface states for the thermally oxidized β -Ga₂O₃/GaN MOS sample, which is clearly different from a situation of the sputtered SiO₂/GaN MOS sample where a large number of interface traps may induce the surface Fermi-level pinning at the MOS interface, resulting in the capacitance saturation observed in the deep depletion region of the C-V curve.^{16,19,20}

temperature C-V hysteresis curves for thermally oxidized β -Ga₂O₃/GaN MOS and the sputtered SiO₂/GaN MOS samples at t_d of 30 s, respectively. Bias voltage was scanned Downloaded 02 Sep 2010 to 133.68.192.98. Redistribution subject to AIP license or copyright; see http://apl.aip.org/about/rights_and_permissions



FIG. 3. Temperature dependence of capacitance transient for the thermally oxidized β -Ga₂O₃/GaN MOS structure after applying the bias voltage of -25 V. Room-temperature capacitance transient is also shown for the sputtered SiO₂/*n*-GaN MOS structure.

respectively. A C-t curve for the sputtered SiO₂/GaN MOS sample at 295 K is also shown. $C_{\rm fin}$ means final capacitance. In the sputtered MOS sample, we can observe some fast and slow capacitance transients (E, G, and I) corresponding to the thermal emissions of carriers from the MOS interface states. On the other hand, in the thermally oxidized MOS sample, a small fast capacitance transient with the opposite code is seen, which seems to reflect the small t_d dependence of the C-V characteristics observed in Fig. 2(a). In addition, the capacitance transient is independent of temperature, which implies that it is not a typical character of interface states. Thus, this small capacitance transient may be related to the presence of the intermediate Ga oxynitride layer with graded compositions at the MOS interface. That is, this phenomenon is considered to be caused by the time delay swelling of the depletion layer in the intermediate layer upon applying reverse voltages.

Figure 4 shows typical deep-level transient spectroscopy (DLTS) spectra measured on the thermally oxidized β -Ga₂O₃/GaN MOS and the sputtered SiO₂/GaN MOS samples under the same condition of the *C*-*t* measurements. Here, the DLTS signal, $|C(t_1) - C(t_2)|$, is displayed for the rate window $t_1(\text{ms})/t_2(\text{ms}) = 10/20$; the carrier emission rate is 69.3 s⁻¹. In the sputtered MOS sample, some DLTS peaks are detected in the temperature range of 300–480 K, which correspond to the capacitance transients *E*, *G*, and *I* in Fig.



FIG. 4. Typical DLTS spectra at a rate window t_1/t_2 of 10 ms/20 ms for the thermally oxidized β -Ga₂O₃/GaN MOS and the sputtered SiO₂/*n*-GaN MOS structures after applying the bias voltage of -25 V.

3, respectively. In particular, a main interface trap G is found to be discretely located at $\sim 0.77 \text{ eV}$ below the conduction band, from an Arrhenius analysis of the emission rates for the peak G. This interface trap probably induces the Fermilevel pinning effect at the SiO₂/GaN interface upon applying reverse voltages as just mentioned.¹⁶ On the other hand, in the thermally oxidized MOS sample, no DLTS peaks can be detected. This result implies that there are no discrete interface traps at the thermally oxidized MOS interface. Therefore, the surface Fermi level is considered to be probably unpinned in the thermally oxidized β -Ga₂O₃/GaN MOS structures, which is significantly different from the situation of the sputtered SiO_2/n -GaN MOS structures. These distinguished interface properties of the thermally oxidized MOS structures may be probably associated with the presence of the interfacial Ga oxynitride layer.

In summary, the interface properties of the thermally oxidized β -Ga₂O₃/GaN MOS capacitors have been investigated electrically by using C-V and capacitance transient techniques. From the C-t and DLTS measurements, no discrete interface traps can be observed, which is in reasonable agreement with the deep depletion feature and the low interface state density of $\sim 5.5 \times 10^{10} \text{ eV}^{-1} \text{ cm}^{-2}$ displayed by the C-V measurements. Therefore, the surface Fermi level can probably be unpinned at the β -Ga₂O₃/GaN MOS structures fabricated by a thermal oxidation technique.

- ¹J. Han, A. G. Baca, R. J. Shul, C. G. Willison, L. Zhang, F. Ren, A. P. Zhang, G. T. Dang, S. M. Donovan, X. A. Cao, H. Cho, K. B. Jung, C. R. Abernathy, S. J. Pearton, and R. G. Wilson, Appl. Phys. Lett. **74**, 2702 (1999).
- ²M. Asif Khan, X. Hu, A. Tarakji, G. Simin, J. Yang, R. Gaska, and M. S. Shur, Appl. Phys. Lett. **77**, 1339 (2000).
- ³F. Ren, M. Hong, S. N. G. Chu, M. A. Marcus, M. J. Schurman, A. Baca, S. J. Pearton, and C. R. Abernathy, Appl. Phys. Lett. **73**, 3893 (1998).
- ⁴J. W. Johnson, B. Luo, F. Ren, B. P. Gila, W. Krishnamoorthy, C. R.
- Abernathy, S. J. Pearton, J. I. Chyi, T. E. Nee, C. M. Lee, and C. C. Chuo, Appl. Phys. Lett. **77**, 3230 (2000).
- ⁵H. Hong, K. A. Anselm, J. Kwo, H. M. Ng, J. N. Baillargeon, A. R. Kortan, J. P. Mannaerts, A. Y. Cho, C. M. Lee, J. I. Chyi, and T. S. Lay, J. Vac. Sci. Technol. B **18**, 1453 (2000).
- ⁶H. Kim, S. Park, and H. Hwang, J. Vac. Sci. Technol. B 19, 579 (2001).
- ⁷H. Kawai, M. Hara, F. Nakamura, and S. Imanaga, Electron. Lett. **34**, 592 (1998).
- ⁸H. C. Casey, Jr, G. G. Fountain, R. G. Alley, B. P. Keller, and S. P. Denbaars, Appl. Phys. Lett. **68**, 1850 (1996).
- ⁹P. Chen, W. Wang, S. J. Chua, and Y. D. Zheng, Appl. Phys. Lett. **79**, 3530 (2001).
- ¹⁰S. Arulkumaran, T. Egawa, H. Ishikawa, T. Jimbo, and M. Umeno, Appl. Phys. Lett. **73**, 809 (1998).
- ¹¹ W. P. Li, R. Zhang, Y. G. Zhou, J. Yin, H. M. Bu, Z. Y. Luo, B. Shen, Y. Shi, R. L. Jiang, S. L. Gu, Z. G. Liu, Y. D. Zheng, and Z. C. Huang, Appl. Phys. Lett. **75**, 2416 (1999).
- ¹²L. W. Tu, P. H. Tsao, K. H. Lee, I. Lo, S. J. Bai, C. C. Wu, K. Y. Hsieh, and J. K. Sheu, Appl. Phys. Lett. **79**, 4589 (2001).
- ¹³T. Rotter, D. Mistele, J. Stemmer, F. Felder, J. Aderhold, J. Graul, V. Schwegler, C. Kirchner, M. Kamp, and M. Heuken, Appl. Phys. Lett. **76**, 3923 (2000).
- ¹⁴ J. W. Seo, C. S. Oh, H. S. Jeong, J. W. Yang, K. Y. Lim, C. J. Yoon, and H. J. Lee, Appl. Phys. Lett. 81, 1029 (2002).
- ¹⁵ J. Kim, R. Mehandru, B. Luo, F. Ren, B. P. Gila, A. H. Onstine, C. R. Abernathy, S. J. Pearton, and Y. Irokawa, Appl. Phys. Lett. **80**, 4555 (2002).
- ¹⁶Y. Nakano and T. Jimbo, Appl. Phys. Lett. **80**, 4756 (2002).
- ¹⁷J. Kim, R. Mehandru, B. Luo, F. Ren, B. P. Gila, A. H. Onstine, C. R.
- Abernathy, S. J. Pearton, and Y. Irokawa, Appl. Phys. Lett. 81, 372 (2002).
- ¹⁸H. H. Tippins, Phys. Rev. **140**, 316 (1965).
- ¹⁹L. G. Meiners, Appl. Phys. Lett. **33**, 747 (1978).
- ²⁰Y. Mochizuki and M. Mizuta, Appl. Phys. Lett. **69**, 3051 (1996).

Downloaded 02 Sep 2010 to 133.68.192.98. Redistribution subject to AIP license or copyright; see http://apl.aip.org/about/rights_and_permissions