



Effect of AIN growth temperature on trap densities of in-situ metal-organic chemical vapor deposition grown AIN/AIGaN/GaN metal-insulator-semiconductor heterostructure field-effect transistors

Joseph J. Freedsman, Toshiharu Kubo, and Takashi Egawa

Citation: AIP Advances **2**, 022134 (2012); doi: 10.1063/1.4722642 View online: http://dx.doi.org/10.1063/1.4722642 View Table of Contents: http://scitation.aip.org/content/aip/journal/adva/2/2?ver=pdfcov Published by the AIP Publishing



All article content, except where otherwise noted, is licensed under a Creative Commons Attribution 3.0 Unported license. See: http://creativecommons.org/licenses/by/3.0, Downloaded to IP: 133.68.233.86 On: Tue, 04 Mar 2014 01:27:37

Effect of AIN growth temperature on trap densities of *in-situ* metal-organic chemical vapor deposition grown AIN/AIGaN/GaN metal-insulator-semiconductor heterostructure field-effect transistors

Joseph J. Freedsman,^a Toshiharu Kubo, and Takashi Egawa Research Center for Nano-Device and System, Nagoya Institute of Technology, Gokiso-Cho, Showa-Ku, Nagoya 466-8555, Japan

(Received 16 March 2012; accepted 2 May 2012; published online 21 May 2012)

The trapping properties of *in-situ* metal-organic chemical vapor deposition (MOCVD) grown AlN/AlGaN/GaN metal-insulator-semiconductor heterostructure field-effect transistors (MIS-HFETs) with AlN layers grown at 600 and 700 °C has been quantitatively analyzed by frequency dependent parallel conductance technique. Both the devices exhibited two kinds of traps densities, due to AlN (D_{T-AIN}) and AlGaN layers ($D_{T-AIGaN}$) respectively. The MIS-HFET grown at 600 °C showed a minimum D_{T-AIN} and $D_{T-AIGaN}$ of 1.1 x 10¹¹ and 1.2 x 10¹⁰ cm⁻²eV⁻¹ at energy levels (E_T) -0.47 and -0.36 eV. Further, the gate-lag measurements on these devices revealed less degradation $\sim \leq 5\%$ in drain current density (I_{ds-max}). Meanwhile, MIS-HFET grown at 700 °C had more degradation in $I_{ds-max} \sim 26$ %, due to high D_{T-AIN} and $D_{T-AIGaN}$ of 3.4 x 10¹² and 5 x 10¹¹ cm⁻²eV⁻¹ positioned around similar E_T . The results shows MIS-HFET grown at 600 °C had better device characteristics with trap densities one order of magnitude lower than MIS-HFET grown at 700 °C. Copyright 2012 Author(s). This article is distributed under a Creative Commons Attribution 3.0 Unported License. [http://dx.doi.org/10.1063/1.4722642]

I. INTRODUCTION

AlGaN/GaN metal-insulator-semiconductor heterostructure field-effect transistors (MIS-HFETs) grown on silicon are of immense interest due to its low cost substrate, improved performance in high-power and high-frequency areas.^{1–3} The merits of AlGaN/GaN-MIS technology are that it offers a wider gate voltage swing, reduced gate leakage and enhanced breakdown voltage, which are highly desirable for high power operations. A wide variety of materials have been employed as gate insulators and passivating material to improve the device reliability and performance.^{4–7} On the other hand, the lack of high quality native oxide (Ga₂O₃) as well as the traps associated in using these foreign/*ex-situ* grown insulators for GaN MIS-devices can adversely hamper the drain current density (I_{ds-max}) under pulsed conditions. It is difficult to modulate/mitigate the traps associated with AlGaN/GaN MIS interface;^{8–10} that leads to current collapse.¹¹ On contrast, *in-situ* MOCVD grown AlN layer can be a promising gate insulator for GaN based MIS-HFETs, for its reduced lattice mismatch over AlGaN/GaN heterostructure and high dielectric constant.

Recently, *in-situ* MOCVD grown AlN/AlGaN/GaN MIS-HFET with the AlN layer growth temperature (T_G) of 600 °C has been demonstrated with better device properties than the conventional HFET.¹² However, detailed studies on trap states of *in-situ* MOCVD grown AlN/AlGaN/GaN MIS-HFETs as a variation of AlN layer T_G are necessary to understand the potential utilization of AlN layer in GaN based MIS-devices. By using frequency dependent parallel conductance/angular frequency ($G_{p/\omega}$) technique reported earlier, it is feasible to locate the trap states in AlN/AlGaN/GaN MISHs.¹³

2158-3226/2012/2(2)/022134/9

2, 022134-1



^aElectronic mail: freedy54@gmail.com




FIG. 1. Schematic representation of *in-situ* MOCVD grown AlN/AlGaN/GaN MIS HFET with the AlN layer T_G of 600 and 700 °C.

Further, this technique can also be extended to study traps in AlGaN/GaN based heterostructures with different barrier thickness and alloy compositions. Frequency dependent conductance technique is the most reliable method for investigation of trapping effects,¹⁴ which can effectively locate the traps in Al_xGa_{1-x}N/GaN heterostructures.^{15–17}

In this study, we have quantitatively analyzed the trap states of *in-situ* MOCVD grown AlN/AlGaN/GaN MIS-HFETs using AlN layers grown at two different temperatures.

II. EXPERIMENTS

The AlN/AlGaN/GaN MISHs were grown using Taiyo Nippon Sanso, SR 4000 MOCVD system. The MISHs consists of an undoped 5 nm AlN top layer, 15 nm Al_{0.10}Ga_{0.90}N layer, 1 μ m intrinsic GaN layer, a super lattice structure (SLS) of 4 μ m grown over 4 inch p-type silicon substrate. To analyze the effect of AlN layer T_G on trap densities (D_T), the active material structure of both the MISHs were same while the T_G of AlN layer alone was fixed as 600 and 700 °C. The MISHs with AlN grown at 600 and 700 °C will be referred as MIS-diodes/HFETs A and B herein. Van der Pauw-Hall measurement was performed to measure Hall mobilities and sheet carrier densities of these MISHs. The room temperature Hall mobilities of MISHs A and B were 918 and 892 cm²/V.s, while the carrier densities were 0.65 and 0.48 X 10¹³ cm⁻² respectively.




FIG. 2. Typical C-V and G-V characteristics measured at 100 kHz for *in-situ* MOCVD grown AlN/AlGaN/GaN MIS-HFETs with AlN layer T_G of 600 and 700 °C.

The MIS-devices fabrication started with mesa isolation using BCl₃ plasma based Reactive Ion etching (RIE). A 100 nm thick electron beam evaporated SiO₂ was used for device passivation. Ohmic patterns were performed using conventional UV-photolithography followed by metallization of Ti/Al/Ni/Au (15/80/12/40 nm). Prior to ohmic metallization, the SiO₂ in the ohmic access region was wet etched using HF based buffer and the surface was cleaned by using HCl solution. The Ohmic contacts were annealed at 850°C using infra-red lamp annealing for 30s in N₂ ambient. Finally, gate metals Pd/Ti/Au (40/20/60 nm) were deposited directly on the AlN layer followed by conventional lift off procedures. Circular shaped MIS-diodes of uniform area (7.07 x10⁻⁴ cm²) were used for the conductance measurements. The schematic representation of the fabricated MIS-HFET/diode is shown in Fig. 1.

Electrical characterizations on these devices were carried out using Agilent B1505 power device analyzer/curve tracer set up interfaced with a shock proof probe station. The capacitance (C-V)and conductance (G-V) measurements were performed by sweeping the gate voltage (V_g) from accumulation to depletion regime, between frequency ranges of 1 kHz to 5 MHz. The amplitude of ac signal was fixed as 30 mV and the measurement period was long, so that small signal conditions were maintained.

III. RESULTS AND DISCUSSIONS

Typical C-V and G-V characteristics measured at 100 kHz for MIS diodes A and B are shown in Fig. 2. The C-V curves show a sharp transition from depletion to accumulation regime for both




FIG. 3. G_p/ω as a function of ω for AlN/AlGaN MIS-HFETs with AlN layer (a) $T_G \sim 600$ °C and (b) $T_G \sim 700$ °C. The dashed line indicates cross over region between AlN and AlGaN traps.

MIS diodes. The threshold voltage (V_{th}) observed for MIS-diodes A and B was -0.65 and -0.95 V respectively. The zero-bias capacitance for MIS-diodes A and B were 394 and 377 nF/cm². Nevertheless, a threshold voltage shift of ($\Delta V_{th} = -0.3$ V) and zero bias capacitance as well as conductance differences between the two MIS-diodes indicate priori information about variations in AlGaN (bulk related) and AlN traps. The frequency dependent capacitance dispersion in *pinch-on* region is due to the surface status while the *pinch-off* capacitance dispersions are due to bulk traps.¹⁸

To evaluate the trap states quantitatively, the $(G_{p/\omega})$ values near the depletion region were calculated according to the expression,^{2,14}

$$\frac{Gp}{\omega} = \frac{\omega G_m C_b^2}{G_m^2 + \omega^2 (C_b - C_m)^2},\tag{1}$$

where C_b is the barrier capacitance, G_m and C_m are the measured conductance and capacitance respectively. The relation between G_p/ω and the ω is given by the equation,

$$\frac{Gp}{\omega} = \frac{qD_T}{2\omega T_T} \times \ln[1 + (\omega \tau_T)^2], \qquad (2)$$

where D_T , τ_T are the trap densities and trap time constants, that are parameters evaluated theoretically by fitting the experimental G_p/ω values.




FIG. 4. Trap time constants of (a) AlN traps and (b) AlGaN bulk traps as a function of V_g for AlN/AlGaN/GaN MIS-HFETs with AlN layer T_G of 600 and 700 °C.

We could successfully fit two curves 1 and 2 to the asymmetric experimental G_p/ω values at threshold voltage (V_{th}) , for MIS-diodes A and B. For comparison, the fitting results of MIS-diodes are shown in Figs. 3(a) and 3(b) respectively. The fitting curves 1 and 2 correspond to the trap states due to the AlN layer (D_{T-AIN}) and bulk traps of the AlGaN layer $(D_{T-AIGaN})$ respectively. Both D_{T-AlN} and $D_{T-AlGaN}$ can be quantified from the G_p/ω peak magnitude, while the τ_T can be located from the peak position of G_p/ω . By comparing the fitting results of MIS-diodes, we observed both D_{T-AIN} and $D_{T-AIGaN}$ of MIS-diode A is one order lower in magnitude than B. In the fitting process for $V_g \leq V_{th}$, similar trend was observed for both the MIS-diodes. Moreover, the fitting curve (1+2) at the cross over region (denoted by a dashed line in Figs. 3(a) and 3(b)) were relatively broader than the experimental G_p/ω values in the case of MIS-diode B compared to A. This phenomenon was also observed for AlN/AlGaN/GaN MISHs grown relatively at high temperature $T_G \ge 1000$ °C.¹³ This is due to the asymmetric behavior of experimental G_p/ω values caused by a high $D_{T-AlGaN}$ for MIS-diodes with AlN layers grown at high temperatures. Nevertheless, these in-situ AIN/AIGaN/GaN MISHs exhibited two trap states with distinct time constants irrespective of their AlN layer T_G . Therefore, the present $G_{p/\omega}$ studies suggests a good AlN/AlGaN heterointerface due to low temperature in-situ grown AlN layer. As evident, this kind of traps response had also been observed in the case of SiO₂/Si MIS-devices using parallel conductance experiments.^{19,20}




FIG. 5. The density of (a) AlN traps and (b) AlGaN bulk traps as a function of their energy levels of AlN/AlGaN/GaN MIS-HFETs with AlN layer T_G of 600 and 700 °C.

The AlN trap time constant (τ_{T-AlN}) and AlGaN trap time constant ($\tau_{T-AlGaN}$) evaluated are plotted against the V_g for MIS-diodes as shown in Figs. 4(a) and 4(b). In the case of MIS-diode A, both τ_{T-AlN} and $\tau_{T-AlGaN}$ showed better exponential dependencies on V_g than MIS-diode B. An exponential dependency of τ_T on V_g manifests uniformities in the trap states of MIS-diode A than B. A broader conductance curve and a deviation from exponential dependence ($\tau_T \propto V_g$) can be observed if surface potential fluctuation due to some non-uniformity in the oxide (Insulator) and/or interface traps exits.¹⁶ The τ_{T-AlN} values for MIS-diodes A and B was in the range of (14 μ s – 0.3 ms) and (0.1 – 0.2 ms). On the other hand, $\tau_{T-AlGaN}$ for MIS-diodes A and B were between (2 – 6 μ s) and (5 – 8 μ s) respectively. These τ_{T-AlN} and $\tau_{T-AlGaN}$ are consistent with the τ_T ranges generally reported for AlN related traps,²¹ and AlGaN related bulk traps.³

The trap state energy level (E_T) is proportional to the τ_T , and therefore it can be deduced using the expression,

$$E_T = kT \ln(\sigma_T N_c \nu_T) \tau_T \tag{3}$$

In the above equation, k is the Boltzman constant, T is the temperature at which C-V and G-V were measured, σ_T is the capture cross section of the traps, N_C is the density of states in the conduction band and v_T is the average thermal velocity of the carriers. The E_T values were calculated by using




FIG. 6. DC and pulsed output I_{ds} - V_{ds} characteristics of AlN/AlGaN MIS-HFETs with AlN layer (a) $T_G \sim 600$ °C and (b) $T_G \sim 700$ °C. For pulsed measurements a gate pulse of 500 μ s was applied with a quiescent gate bias ($V_{gs-g} = -5$ V).

the evaluated τ_T and assuming $\sigma_T = 3.4 \text{ x } 10^{-15} \text{ cm}^{-2}$, N_c= 4.3 x $10^{14} \text{ x } \text{T}^{3/2}$ and $\upsilon_T = 2.6 \text{ x } 10^7 \text{ cm/s.}^{16}$

Furthermore, the D_{T-AIN} and $D_{T-AIGaN}$ as a function of corresponding E_T for MIS-diodes A and B are shown in Figs. 5(a) and 5(b). The minimum D_{T-AIN} and $D_{T-AIGaN}$ values measured for MIS-diode A were 1.1 x 10¹¹ and 1.2 x 10¹⁰ cm⁻²eV⁻¹. Their corresponding energy levels were -0.47 and -0.36 eV below the conduction band. In contrast, minimum D_{T-AlN} and $D_{T-AlGaN}$ values observed for MIS-diode B around similar energy levels were 3.4×10^{12} and 5×10^{11} cm⁻²eV⁻¹ respectively. By comparing the D_{T-AIN} and $D_{T-AIGaN}$ at their respective E_T , it was observed unambiguously that D_{T-AIN} and $D_{T-AIGaN}$ of MIS-diode A was one order of magnitude lower than B. This result signifies that low T_G can favour a better AlN layer over AlGaN with reduced trap densities. R. Stoklas et al.,³ have reported two trap densities in the range of (2.5-4) x 10^{11} and (0.3-1.2) x 10^{12} cm⁻²eV⁻¹ for Al₂O₃/AlGaN/GaN/Si non-annealed MOSFETs. We have also recently reported trap densities of 4.5 x 10¹² and 1 x 10¹¹ cm⁻²eV⁻¹ due to AlN and AlGaN traps in *in-situ* AlN/AlGaN/GaN/Si MISHs grown at 1030 °C (Ref. 13). However, the D_{T-AIN} and $D_{T-AIGaN}$ values for AlN/AlGaN/GaN MISHs $(T_G \sim 600 \,^{\circ}\text{C})$ in this present study are lower than the previous reports. This is mainly due to a good *in-situ* AlN layer grown at low temperature, although the AlN mole fraction (x = 10%) was low in the AlGaN layer. The *in-situ* MOCVD grown AlN layer ($T_G \sim 600 \,^{\circ}$ C) can effectively passivate and protect the AlGaN surface leading to a good AlN/AlGaN heterointerface. Meanwhile, low growth




FIG. 7. Degradation of I_{ds-max} (in %) estimated from the measured DC and pulsed output I_{ds} - V_{ds} characteristics of AlN/AlGaN MIS-HFETs with AlN layer T_G of 600 and 700 °C.

temperature of AlN is also preferred for preventing tensile strain-induced cracking of AlN layer, low gate leakage and better device performance with good passivation of AlGaN surface.^{12, 22, 23}

To investigate the influence of these traps on device characteristics, MIS-HFETs were also fabricated simultaneously and subjected to output $I_{ds}-V_{ds}$ characteristics in DC and pulsed conditions. The difference in $I_{ds}-V_{ds}$ characteristics in DC and pulsed mode is referred as gate-lag and are commonly related to surface traps.^{24,25} In this method, we applied a trap filling short pulses of 500 μ s to the AlN insulated gate with duration of 50 ms. Under pulsing condition, the gate was quiescent biased at -5 V ($V_{gs-q} < V_{th}$) and the drain current was measured. Figs. 6(a) and 6(b) shows the current collapse observed on MIS-HFETs A and B respectively. The DC I_{ds-max} of MIS-HFET A was perhaps slightly lower than B, due to increase in ohmic contact resistance. This can be overcome by recess etching and making ohmic contacts in the AlGaN layer.²⁶ However, under gate stress conditions the MIS-HFET A showed less degradation of I_{ds-max} than MIS-HFET B.

Figure 7 shows the I_{ds-max} degradation (in %) as observed from gate-lag measurements for MIS-HFETs A and B respectively. The MIS-HFET B showed a large decline of I_{ds-max} (~26 %) with an increased on state resistance (R_{on}) of 33 % under gate stress conditions. On the other hand, the MIS-HFET A showed a less degradation of I_{ds-max} (≤ 5 %) and R_{on} of 0.75 % under gate stress conditions. This can be attributed to the combination of effective passivation of AlGaN surface states and/or the low interface density due to the AlN layer grown at low temperature.^{12,18,25,26} In addition, the three terminal off-state breakdown voltage (BV) measurements on these devices revealed a high $BV \sim 302$ V for MIS-HFET A in contrast to a low $BV \sim 274$ V for MIS-HFET B (see supplementary material for three terminal off state BV characteristics).²⁷ This can be explained on the basis that high trap state density in MIS-HFET B was accompanied by high electric field and a low BV. The breakdown voltage decreases with increase in defect states.²⁸ These results shows that low temperature ($T_G \sim 600$ °C) *in-situ* MOCVD grown AlN layer offers better device characteristics under gate-stress conditions and high BV due to less defect states as observed from the conductance measurements.

IV. CONCLUSIONS

In summary, the trapping properties of *in-situ* MOCVD grown AlN/AlGaN/GaN MIS-HFETs with AlN layers grown at 600 and 700 °C has been quantitatively analyzed by frequency dependent

conductance technique. The AlN and AlGaN related traps were identified for both the devices and were one order of magnitude lower for MIS-FET grown at 600 °C. They exhibited a minimum D_{T-AlN} and $D_{T-AlGaN}$ of 1.1 x 10¹¹ and 1.2 x 10¹⁰ cm⁻²eV⁻¹ with characteristic energy levels at -0.47 and -0.36 eV below the conduction band. Further, gate-lag results revealed less (\leq 5 %) degradation of I_{ds-max} compared to the MIS-FET grown at 700 °C which exhibited (\sim 26 %) degradation of I_{ds-max} due high D_{T-AlN} and $D_{T-AlGaN}$ of 3.4 x 10¹² and 5 x 10¹¹ cm⁻²eV⁻¹ located around similar energy levels. A high *BV* of 302 V was also observed for MIS-HFET with AlN layer grown at 600 °C. These studies indicate that low temperature growth of AlN layer can favour lesser defect prone AlN based AlGaN/GaN MIS-HFETs.

ACKNOWLEDGMENTS

The author (J. J. F) duly acknowledges the Ministry of Education, Culture, Sports, Science and Technology (MEXT), Government of Japan for the award of the doctoral fellowship (Grant No. 090028).

- ¹H. Kambayashi, Y. Satoh, S. Ootomo, T. Kokawa, T. Nomura, S. Kato, and T. P. Chow, Solid -State Electron. **54**, 660 (2010).
- ²J. J. Freedsman, T. Kubo, S. L. Selvaraj, and T. Egawa, Jpn. J. Appl. Phys. 50, 04DFO3-1 (2011).
- ³R. Stoklas, D. Gregusova, J. Novak, A. Vescan, and P. Kordos, Appl. Phys. Lett. 93, 124103 (2008).
- ⁴C. C. Hu, M. S. Lin, T. Y. Wu, F. Adriyanto, P. W. Sze, C. L. Wu, and Y. H. Wang, IEEE Trans. Electron Devices. **59**, 121 (2012).
- ⁵Z. H. Liu, G. I. Ng, S. Arulkumaran, Y. K. T. Maung, and H. Zhou, Appl.Phys. Lett. 98, 163501 (2011).
- ⁶D. Deen, D. Storm, D. Meyer, D. Scott Katzer, R. Bass, S. Binari, and T. Gougousi, Phy. Status. Solidi C 8, 2420 (2011).
- ⁷ F. Roccaforte, G. Greco, P. Fiorenza, V. Raineri, G. Malandrino, and R. L. Nigro, Appl.Phys. Lett. 100, 063511 (2012).
- ⁸ T. H. Hung, M. Esposto, and S. Rajan, Appl.Phys. Lett. 99, 162104 (2011).
- ⁹ M. Fagerlind, F. Allerstam, E. O. Sveinbjornssorn, N. Rorsman, A. K. Georgieva, A. Lunndskog, U. Forsberg, and E. Janzen, J. Appl. Phys. **108**, 014508 (2010).
- ¹⁰C. Mizue, Y. Hori, M. Miczek, and T. Hashizume, Jpn. J. Appl. Phys. **49**, 021001 (2011).
- ¹¹ K. D. Chabak, D. E. Walker, M. R. Johnson, A. Respo, A. M. Dabiran, D. J. Smith, A. M. Wowchak, S. K. Tetlak, M. Kossler, J. K. Gillespie, R. C. Fitch, and M. Trejo, IEEE Electron Device Lett. **32**, 1677 (2011).
- ¹² K. H. Lee, P. C. Chang, and S. J. Chang, Appl.Phys. Lett. **99**, 153505 (2011).
- ¹³ J. J. Freedsman, T. Kubo, and T. Egawa, Appl.Phys. Lett. **99**, 033504 (2011).
- ¹⁴K. Schroder, Semiconductor material and device characterization (Wiley, Hoboken, NJ, 2006) 3rd ed., p. 277.
- ¹⁵ J. Miller, X. Z. Dang, H. H. Wieder, P. M. Asbeck, and E. T. Yu, J.of Appl. Phys. 87, 8070 (2000).
- ¹⁶ P. Kordas, R. Stoklas, D. Gregusova, and J. Novak, Appl.Phys. Lett. **94**, 223512 (2009).
- ¹⁷L. Semra, A. Telia, and A. Soltani, Surface and Interface Analysis 42, 799 (2010).
- ¹⁸S. Xie, J. Yin, S. Zhang, B. Liu, W. Zhou, and Z. Feng, Solid -State Electron. 53, 1183 (2009).
- ¹⁹ M. Nakagiri, Jpn. J. Appl. Phys. **13**, 1610 (1974).
- ²⁰ K. M. Brunson, D. Sands, C. B. Thomas, and H. S. Reehai, J. Appl. Phys. 62, 185 (1987).
- ²¹ E. Arslan, S. Butun, Y. Safak, H. Cakmak, H. Yu, and E. Ozbay, Microelectrocnics Reliab. **51**, 576 (2011).
- ²²D. Cho, M. Shimizu, T. Ide, H. Ookita, and H. Okumura, Jpn. J. Appl.Phys. **41**, 4481 (2002).
- ²³ S. Imanaga, F. Nakmura, and H. Kawai, Jpn. J. Appl. Phys. **40**, 1194 (2001).
- ²⁴Z. H. Liu, G. I. Ng, H. Zhou, S. Arulkumaran, and Y. K. T. Maung, Appl.Phys. Lett. 98, 113506 (2011).
- ²⁵ M. Tapajna, S. W. Kaun, M. H. Wong, F. Gao, T. Palacios, U. K. Mishra, J. S. Speck, and M. Kuball, Appl.Phys. Lett. 99, 223501 (2011).

²⁶ S. Arulkumaran, S. Vickesh, G. I. Ng, Z. H. Liu, M. Bryan, and C. H. Lee, Electrochem. Solid-State. Lett. 13, H169 (2010).

- ²⁷ See supplementary material at http://dx.doi.org/10.1063/1.4722642 for three terminal off-state breakdown characteristics of AIN/AIGaN/GaN HFET grown on silicon substrate.
- ²⁸ W. Saito, M. Kuraguchi, Y. Takada, K. Tsuda, I. Omura, and T. Ogura, IEEE Trans. Electron Devices. **52**, 159 (2005).