



Analyses of hetero-interface trapping properties in AIGaN/GaN high electron mobility transistor heterostructures grown on silicon with thick buffer layers

Joseph J. Freedsman, Toshiharu Kubo, and Takashi Egawa

Citation: Applied Physics Letters **101**, 013506 (2012); doi: 10.1063/1.4733359 View online: http://dx.doi.org/10.1063/1.4733359 View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/101/1?ver=pdfcov Published by the AIP Publishing

Instruments for advanced science









contact Hiden Analytical for further details



www.HidenAnalytical.com

This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP: 133.68.233.86 On: Tue, 04 Mar 2014 01:17:25

Analyses of hetero-interface trapping properties in AIGaN/GaN high electron mobility transistor heterostructures grown on silicon with thick buffer layers

Joseph J. Freedsman,^{a)} Toshiharu Kubo, and Takashi Egawa

Research Center for Nano-Device and System, Nagoya Institute of Technology, Gokiso-Cho, Showa-Ku, Nagoya 466-8555, Japan

(Received 7 May 2012; accepted 16 June 2012; published online 6 July 2012)

We report on the analyses of trapping properties of metal-organic chemical vapor deposition grown AlGaN/GaN high-electron-mobility transistor (HEMT) heterostructures on silicon with increasing buffer thickness (T_{buff}). An exact exponential dependence of AlGaN/GaN hetero-interface trap time constants with gate bias was observed in the vicinity of threshold voltage. A low hetero-interface state density (D_{it}) value of ~2.5 × 10¹⁰ cm⁻² eV⁻¹ was achieved for heterostructures grown by using thick $T_{buff} \sim 5 \,\mu$ m against a D_{it} value of ~1 × 10¹¹ cm⁻² eV⁻¹ for a similar heterostructures grown with thin $T_{buff} \sim 1.25 \,\mu$ m. Further, the high resolution x-ray rocking curve and Van der Pauw-Hall measurements also confirmed that increasing the T_{buff} improves the AlGaN/GaN HEMT heterostructures with reduced edge dislocation densities and enhanced carrier transport properties. (© 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4733359]

In recent years, there has been tremendous research interest in GaN based high-electron mobility transistors (HEMTs) grown on silicon substrate for its low cost, high power, and high frequency applications.¹⁻⁴ However, the growth of high quality AlGaN/GaN/Si HEMTs is still challenging due to large dislocations and defects arising out of large lattice mismatch ($\sim 17\%$) for GaN on silicon. The trap states in these AlGaN/GaN HEMTs that are responsible for current collapse further limit their performance in highspeed power switching devices. These traps can be classified into two kinds, namely, fast and slow traps based on their trap time constants by conductance measurements.^{5–7} The slower traps are mainly surface related and are present along the access region between the gate and drain electrodes. Further, they can be minimized by using a passivating material. Recently, a variety of such materials like Al₂O₃, SiN, AlN, etc. and their post deposition annealing conditions have considerably reduced the slow surface related traps.^{8–10}

Nevertheless, these passivating films have no effects on the fast traps. This shows that the location of the fast traps can be in close proximity to the AlGaN/GaN hetero-interface near the channel. The AlGaN/GaN hetero-interface traps usually have shorter time constant ($\sim \mu s$) for trapping/detrapping process. Apparently, location of these fast traps in the hetero-interface near channel has also been confirmed by techniques like backgating current deep level transient spectroscopy (DLTS),¹⁰ noise spectral studies,¹¹ and frequency dependent conductance analyses.¹² Unfortunately, not many reports are available for minimizing these AlGaN/GaN hetero-interface traps and/or interface roughness in AlGaN/ GaN/Si HEMT heterostructures by improving the heteroepitaxial growth conditions.

In this letter, we present a systematic study on the interface trapping properties and consequent improvements in metal-organic chemical vapor deposition (MOCVD) grown AlGaN/GaN HEMT heterostructures on silicon (111) by increasing the buffer layers thickness.

The AlGaN/GaN HEMT heterostructures discussed were all grown using Taiyo Nippon Sanso SR 4000 MOCVD system. The thickness of the undoped AlGaN barrier layer and Al composition were fixed as 25 nm and 26%, respectively. The undoped GaN layer thickness (T_{GaN}) for all the heterostructures was 1 μ m. In order to investigate the AlGaN/GaN hetero-interface properties, an increasing sequence (1.25–5 μ m) of GaN/AlN (20/5 nm) buffer layers thickness (T_{buff}) was used. All these layers were grown at high temperature. The total epilayer thickness (T_{tot}) given by ($T_{tot} = T_{GaN} + T_{buff}$) will be used in further discussions. Figure 1 shows the schematic representation of MOCVD grown AlGaN/GaN HEMT device.

The crystal quality of GaN layer with increasing T_{buff} were analyzed by measuring (0004) and (10-10)



FIG. 1. Schematic representation of AlGaN/GaN HEMT device grown with increasing buffer layers thickness.

crystallographic reflections by high resolution x-ray rocking curve (HR-XRC) measurements using Philips X'pert x-ray diffractometer. The calculated screw dislocation density for AlGaN/GaN heterostructures with various T_{tot} was around $\sim 1.5 \times 10^9$ cm⁻². Meanwhile, the calculated edge dislocation density ($D_{D\text{-edge}}$) was found to decrease considerably with increasing T_{tot} and was low (\cong 52%) for the heterostructures with thicker T_{tot} as shown in Fig. 2. A thicker T_{buff} can overcome the large lattice mismatch between the silicon substrate and the active device region. This is reasonable because the advantages of thicker buffer layers include smoother growth fronts (smoother interface near the channel) and reduced dislocations and defects.^{13,14}

Low temperature (77 K) Hall measurements for these heterostructures yielded high carrier densities in the range of $\sim 0.8 \times 10^{13} \,\mathrm{cm}^{-2}$ with an increasing carrier mobility (μ_H) values for thicker T_{tot} . A plot of μ_H measured as a function of T_{tot} is also shown in Fig. 2. As seen in the figure, the μ_H was enhanced by 50% for AlGaN/GaN HEMT heterostructures grown on thick $T_{buff} \sim 5 \,\mu m$, compared to heterostructures grown on thin $T_{buff} \sim 1.25 \,\mu\text{m}$. The increase in μ_H is also attributed to good quality AlGaN/GaN heterostructures relatively with a smoother hetero-interface resulted by increasing the T_{buff} . A high concentration of dislocations/ defects at the hetero-interface can ultimately limit the μ_H due to interface roughness scattering. The increases in carrier mobilities are often expressed in terms of increase in the epilayers thickness, reduced dislocations and defects, and interface roughness.^{13–17} Moreover, Jena *et al.*¹⁸ have also showed the dependence of mobility and dislocation density with an extremely good approximation by the expression $\mu^{2D} \propto n_s^{3/2}/N_{dis}$. In this equation, μ^{2D} is the two dimensional electron gas (2-DEG) mobility, n_s and N_{dis} are 2-DEG concentration and dislocation densities, respectively.

To characterize the trapping properties especially near the AlGaN/GaN hetero-interface, frequency dependent conductance analyses were employed near the depletion region. Trap detection near the AlGaN/GaN interface or the channel is very much possible by conductance analyses for selected gate bias in the depletion region.^{11,12} The device fabrication for the heterostructures started with mesa isolation using BCl₃ plasma based reactive ion etching (RIE). A 100 nm thick electron beam evaporated SiO₂ was used for device passivation. Ohmic patterns were performed using UVphotolithography followed by metallization of Ti/Al/Ni/Au (15/80/12/40 nm). The Ohmic contacts were annealed at 850 °C using infra-red lamp annealing for 30 s in N₂ ambient. The Schottky gate and contact metals Pd/Ti/Au (40/20/ 60 nm) were finally deposited. Circular shaped Schottky diodes of uniform area (7.07×10^{-4} cm²) were used for the conductance measurements.

Capacitance voltage (*C*-*V*) and conductance voltage (*G*-*V*) measurements were performed between frequency ranges 1 kHz and 5 MHz by sweeping the gate bias (V_g) using Agilent B1505 power device analyzer. The amplitude of ac signal was fixed as 20 mV, and the measurement period was long, so that small signal conditions were maintained. The normalized *C*-*V* curves measured at 100 kHz showed a sharp transition from accumulation to depletion region for all devices as shown in Fig. 3. As seen, a small negative shift in threshold voltage ($\Delta V_{th} \sim 0.12$ V) was observed on increasing the T_{tot} . This can be explained in terms of AlGaN/GaN heterostructures grown on thicker buffer layers which can increase the 2-DEG carrier density in the channel. Then a higher voltage would be required to pinch off the channel.^{19,20}

To evaluate the trapping parameters quantitatively, the equivalent parallel conductance/angular frequency (G_p/ω) values near the depletion region can be fitted to the equation ^{1,2,7,8}

$$\frac{Gp}{\omega} = \frac{qD_T}{2\omega\tau_t} \ln[1 + (\omega\tau_t)^2], \qquad (1)$$

where D_T and τ_t are the trap densities and trap time constants which are parameters evaluated by fitting the experimental G_p/ω values. As shown in Fig. 4, typical G_p/ω fitting curves against ω for selected gate voltages near the depletion region $(V_g < V_{th})$ showed an excellent agreement with the experimental G_p/ω results. Both slow traps as well as AlGaN/GaN hetero-interface traps were identified and evaluated. The densities of slow traps (D_{st}) were in the order $\sim 0.5 \times 10^{12}$ cm⁻² eV⁻¹ with slow trap time constant (τ_{st}) range between 0.3 and 1 ms. These D_{st} values are lower for AlGaN/GaN HEMTs without a gate insulating layer.^{7,8}



FIG. 2. Plot of calculated edge dislocation densites from XRC results and measured carrier mobilities versus total epilayer thickness for AlGaN/GaN HEMT heterostructures grown with increasing buffer layers thickness.



FIG. 3. Normalized C-V curves of AlGaN/GaN HEMT heterostructures grown with increasing buffer layers thickness.

This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP



FIG. 4. Parallel conductance as a funciton of radial frequency at selected gate voltages near depletion region for AlGaN/GaN HEMT heterostructures with increasing buffer layers thickness. Solid lines represent the fitting curves of experimental G_p/ω values.

On the other hand, the AlGaN/GaN hetero-interface trap time constants (τ_{ii}) of these devices showed exactly an exponential dependence on the gate bias ($\tau_{it} \propto \exp V_g$) near the depletion region $\sim V_g \leq V_{th}$ as shown in Fig. 5. This indicates the presence of continuum of hetero-interface trap states. Also, these electrically active traps may represent material imperfections such as impurities or point defects, dislocations, etc. that are capable to capture and emit charge carriers with a specific time constant. The evaluated τ_{it} increased with an increasing T_{tot} and were in the range of 0.6–10 μ s.

Figure 6 shows the comparison chart of previous and present D_{it-min} results verses T_{tot} exclusively with similar kind of traps evaluated from conductance analyses. D_{it-min} is the minimum value of hetero-interface state density that can be extracted near the depletion region. The τ_{it} in this study and in the references was well within the comparable range between 0.1 and 10 μ s. In addition, the composition in Al_x GaN layer was $x \ge 20\%$ and the barrier layer thickness considered was also reasonable. A D_{it-min} value of $2.5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ was observed for AlGaN/GaN heterostructures grown with $T_{tot} \sim 6 \,\mu$ m. In contrast, the D_{it-min} value for similar heterostructures with thin $T_{tot} \sim 2.25 \,\mu$ m



FIG. 5. Interface trap time constants as a funciton of gate voltages in the vicinity of depletion region for AlGaN/GaN HEMT heterostructures grown with increasing buffer layers thickness.



FIG. 6. A comparision chart of hetero-interface state density (D_{it-min}) for AlGaN/GaN HEMT heterostructures from conductance analyses versus total epilayer thickness. The AlGaN/GaN HEMT heterostructures in this work were all grown using thick AlN/GaN multilayers. The solid line represents the exponential fitting for D_{it-min} versus total epilayer thickness.

was $1 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$. However, this value is low when compared to heterostructures $(T_{tot} \le 3 \,\mu\text{m})$ grown without the multipairs of AlN/GaN buffer layers.' A significant decline in D_{it-min} by nearly an order was evident with an exponential dependence on T_{tot} . From the slope of D_{it-min} against T_{tot} , it was found that the interface traps concentration decreased by a factor of $\cong 2 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ per unit increase in T_{tot} (in μ m). Ultimately, the reduced D_{D-edge} and D_{it-min} with an increasing T_{tot} further suggests that dislocations or extended line defects can be a factor that influences the AlGaN/GaN hetero-interface traps. The presence of extended defects due to dislocations mostly located at the AlGaN/GaN hetero-interface was also confirmed by Fourier Transform (FT-DLTS) technique.²¹ Therefore, good quality MOCVD AlGaN/GaN HEMT heterostructures were grown using thick buffer layers with reduced D_{D-edge} as observed from the XRC results as well as smoother interface with low Dit-min value as evident from improved carrier transport properties.

In summary, this paper reports on the hetero-interface trapping properties of MOCVD grown AlGaN/GaN HEMT heterostructures on silicon substrate with increasing buffer thickness. The conductance analysis reveals an exact exponential dependence of interface trap time constants on applied gate bias near the threshold voltage. Further, a low D_{it-min} value of $2.5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ was observed for AlGaN/GaN heterostructure grown using thick buffer layers, $T_{buff} \sim 5 \,\mu m$. On contrast, similar heterostructures grown using thin $T_{buff} \sim 1.25 \,\mu m$ showed a D_{it-min} value of $1.0 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$. The HR-XRC and Van der Pauw-Hall measurements also confirmed that increasing the T_{buff} improves the AlGaN/GaN HEMT heterostructures and its interface properties as evident from reduced edge dislocations and enhanced carrier mobilities, respectively. The present study paves the way for the exploration of GaN devices grown with thick buffer layers on silicon as well as their influence on improvements in the AlGaN/GaN interface and carrier transport properties.

The author (J.J.F) acknowledges the Ministry of Education, Culture, Sports, Science, and Technology (MEXT),

is article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP 133 68 233 86 On: Tue, 04 Mar 2014 01:17:25

Government of Japan, for the doctoral fellowship (Grant No. 090028). The authors also thank Dr. Lawrence Selvaraj, Mr. Frank Wilson, and Mr. Arata Watanabe for their useful discussions.

- ¹R. Stoklas, D. Gregusova, J. Novak, A. Vescan, and P. Kordos, Appl. Phys. Lett. **93**, 124103 (2008).
- ²J. J. Freedsman, T. Kubo, and T. Egawa, Appl. Phys. Lett. **99**, 033504 (2011).
- ³S. Arulkumaran, S. Vichnesh, N. G. Ing, S. L. Selvaraj, and T. Egawa, Appl. Phys. Express **4**, 084101 (2011).
- ⁴J. J. Freedsman, T. Kubo, S. L. Selvaraj, and T. Egawa, Jpn. J. Appl. Phys. Part 1 **50**, 04DFO3 (2011).
- ⁵P. Kordas, R. Stoklas, D. Gregusova, and J. Novak, Appl. Phys. Lett. **94**, 223512 (2009).
- ⁶J. M. Tirado, J. L. Sanches-Rojas, and J. I. Izpura, IEEE. Trans. Electron Devices **54**, 410 (2007).
- ⁷P. Kordas, R. Stoklas, D. Gregusova, S. Gazi, and J. Novak, Appl. Phys. Lett. **96**, 013505 (2010).
- ⁸R. Stoklas, D. Gregusova, J. Novak, S. Gazi, and P. Kordos, J. Vac. Sci. Technol. B 29, 01A809 (2011).
- ⁹Z. H. Liu, G. I. Ng, H. Zhou, S. Arulkumaran, and Y. K. T. Maung, Appl. Phys. Lett. **98**, 113506 (2011).

- ¹⁰M. Marso, M. Wolter, P. Javorka, P. Kordas, and H. Luth, Appl. Phys. Lett. **82**, 633 (2003).
- ¹¹W. Liu, Y. L. Chen, A. A. Balandin, and K. L. Wang, J. Nanoelectron. Optoelectron. 1, 258 (2006).
- ¹²R. M. Chu, Y. G. Zhou, K. J. Chen, and K. M. Lau, Phys. Status Solidi C 7, 2400 (2003).
- ¹³Y. Chen, D. A. Gulino, and R. Higgins, J. Vac. Sci. Technol. A 17, 3029 (1999).
- ¹⁴L. F. Eastman, V. Tilak, J. Smart, B. M. Green, E. M. Chumbes, R. Dimtrov, H. Kim, O. S. Ambacher, N. Weimann, T. Prunty, M. Murphy, W. J. Schaff, and R. Shealy, IEEE Trans. Electron Devices 48, 479 (2001).
- ¹⁵F. Semond, P. Lorenzini, N. Grandjean, and J. Massies, Appl. Phys. Lett. **78**, 335 (2001).
- ¹⁶L. Hsu and W. Waulukiewicz, Appl. Phys. Lett. **73**, 339 (1998).
- ¹⁷G. Liu, J. Wu, Y. Lu, G. Zhao, C. Gu, C. Liu, L. Sang, S. Yang, X. Liu, Q. Zhu, and Z. Wang, Appl. Phys. Lett. **100**, 162102 (2012).
- ¹⁸D. Jena, A. C. Gossard, and U. K. Mishra, Appl. Phys. Lett. **76**, 1707 (2000).
- ¹⁹Z. Lin, W. Lu, J. Lee, D. Liu, J. S. Flynn, and G. R. Brandes, Appl. Phys. Lett. 82, 4364 (2003).
- ²⁰S. Xie, J. Yin, S. Zhang, B. Liu, W. Zhou, and Z. Feng, Solid-State Electron. **53**, 1183 (2009).
- ²¹W. Chikhaoui, J. M. Bluet, C. Bru-Chevallier, C. Dua, and R. Aubry, Phys. Status Solidi C 7, 92 (2010).